

This article was downloaded by: [Siauliu University Library]

On: 17 February 2013, At: 00:37

Publisher: Taylor & Francis

Informa Ltd Registered in England and Wales Registered Number: 1072954 Registered office: Mortimer House, 37-41 Mortimer Street, London W1T 3JH, UK



## Molecular Crystals and Liquid Crystals

Publication details, including instructions for authors and subscription information:

<http://www.tandfonline.com/loi/gmcl20>

### Surface Selectively Deposited Organic Single-crystal Transistor Arrays with High Device Performance

Yun Li<sup>a</sup>, Chuan Liu<sup>a</sup>, Akichika Kumatani<sup>a</sup>, Peter Darmawan<sup>a</sup>, Takeo Minari<sup>a</sup> & Kazuhito Tsukagoshi<sup>a b</sup>

<sup>a</sup> International Center for Materials Nanoarchitectonics (WPI-MANA), National Institute for Materials Science (NIMS), Tsukuba, Ibaraki, 305-0044, Japan

<sup>b</sup> Core Research of Evolutional Science & Technology (CREST), Japan Science and Technology Agency (JST), Kawaguchi, Saitama, 332-0012, Japan

Version of record first published: 12 Sep 2012.

To cite this article: Yun Li, Chuan Liu, Akichika Kumatani, Peter Darmawan, Takeo Minari & Kazuhito Tsukagoshi (2012): Surface Selectively Deposited Organic Single-crystal Transistor Arrays with High Device Performance, *Molecular Crystals and Liquid Crystals*, 566:1, 13-17

To link to this article: <http://dx.doi.org/10.1080/15421406.2012.703812>

PLEASE SCROLL DOWN FOR ARTICLE

Full terms and conditions of use: <http://www.tandfonline.com/page/terms-and-conditions>

This article may be used for research, teaching, and private study purposes. Any substantial or systematic reproduction, redistribution, reselling, loan, sub-licensing, systematic supply, or distribution in any form to anyone is expressly forbidden.

The publisher does not give any warranty express or implied or make any representation that the contents will be complete or accurate or up to date. The accuracy of any instructions, formulae, and drug doses should be independently verified with primary sources. The publisher shall not be liable for any loss, actions, claims, proceedings, demand, or costs or damages whatsoever or howsoever caused arising directly or indirectly in connection with or arising out of the use of this material.

# Surface Selectively Deposited Organic Single-crystal Transistor Arrays with High Device Performance

YUN LI,<sup>1,\*</sup> CHUAN LIU,<sup>1</sup> AKICHIKA KUMATANI,<sup>1</sup>  
PETER DARMAWAN,<sup>1</sup> TAKEO MINARI,<sup>1</sup>  
AND KAZUHITO TSUKAGOSHI<sup>1,2</sup>

<sup>1</sup>International Center for Materials Nanoarchitectonics (WPI-MANA), National Institute for Materials Science (NIMS), Tsukuba, Ibaraki 305-0044, Japan

<sup>2</sup>Core Research of Evolutional Science & Technology (CREST), Japan Science and Technology Agency (JST), Kawaguchi, Saitama 332-0012, Japan

*A method for patterning organic single-crystal transistor arrays via surface selective deposition is presented. Solvent-vapor annealing is applied for the formation of organic crystals under ambient conditions. The devices are fabricated with a dual-gate structure, which allows the investigation of device performances of bottom-gate/top-contact (BG/TC) and top-gate/top-contact (TG/TC) structures based on the same crystals. The resulting BG/TC devices exhibit the field-effect mobility ( $\mu_{\text{FET}}$ ) up to 3.5 cm<sup>2</sup>/Vs. And  $\mu_{\text{FET}}$  is influenced by the contact resistance, resulting in large variation in device performance. On the other hand, TG/TC structure exhibits better performance with smaller variation. The highest  $\mu_{\text{FET}}$  is 7.4 cm<sup>2</sup>/Vs.*

**Keywords** Surface selectively deposition; organic single crystals; organic field-effect transistor; solvent-vapor annealing

## Introduction

In recent years, organic single crystals (OSCs) have attracted tremendous interest, since they are ideal materials for the application of organic field-effect transistors (OFETs) with the highest device performance [1–3]. The excluding of grain boundaries and molecular disorders, which frequently act as scattering sites, is the principle advantage of OSCs [4]. For their potential application in real products, patterning of OSC transistor arrays is one of the common considerations [5]. Various techniques have been well developed [5–10], among which surface selective deposition by using self-assembly molecules (SAMs) is one of the promising methods [8–10]. However, for the patterned OSC transistor arrays, the improvement of the device performance with small variation is still a great challenge.

Here, we propose a fabrication process for the OSC transistor arrays via surface selective deposition and solvent-vapor annealing [11]. P-type organic semiconducting material of dioctylbenzothienobenzothiophene (C8-BTBT) is spin-coated from a mixture solution with polymer dielectric of polymethylmethacrylate (PMMA). And solvent-vapor annealing is applied for the formation of C8-BTBT OSCs. The transistors are fabricated with a


---

\*Address correspondence to Y. Li, International Center for Materials Nanoarchitectonics (WPI-MANA), National Institute for Materials Science (NIMS), Tsukuba, Ibaraki 305-0044, Japan. E-mail: yunlee82@gmail.com

dual-gate architecture. Thus, it is allowed to investigate the device performances of bottom-gate/top-contact (BG/TC) and top-gate/top-contact (TG/TC) structures based on the same organic crystals. The resulting devices with BG/TC structure exhibit good electrical performance. However, variation in performance has been observed, which is due to the contact effect at the metal/semiconductor interfaces. On the other hand, higher performance and smaller variation is obtained in TG/TC transistors. And it is due to that the performance of TG/TC devices has less dependence on the access resistance.

## Experimental

C8-BTBT and PMMA are used as the organic semiconductor and polymer dielectric, respectively. The fabrication process of dual-gate transistors is shown in Fig. 1(a). For



**Figure 1.** (a) Fabrication process of the organic field-effect transistor arrays based on dioctylbenzothienobenzothiophene (C8-BTBT) single crystals by using surface selective deposition. (b) The fabricated transistor arrays with dual-gate architecture. (c) Schematic of the dual-gate structure.

the patterning of substrate surface wettability, self-assembly molecule of (tridecafluoro-1,1,2,2-tetrahydrooctyl)trichlorosilane (FTS) is applied. First, a mixture solution of C8-BTBT (0.5 wt%) and PMMA (1 wt%) in anisole is spin-coated on the pre-cleaned SiO<sub>2</sub> (200 nm)/Si substrate, whose surface wettability has been patterned by using UV-ozone treatment with a shadow mask after FTS deposition. A double layer is formed due to the phase separation, resulting in a 20 nm thick PMMA underneath the C8-BTBT layer. The as-spun film with polycrystalline C8-BTBT is then annealed with chloroform saturated vapor under ambient conditions at room temperature and reorganizes into single crystals via self-assembly. And then, MoO<sub>x</sub> and Au are thermally evaporated subsequently through shadow mask to form the source and drain electrodes. For TG/TC structure, 580 nm parylene as the top dielectric is deposited by physical vapor transport. And then a 50 nm thick Au is thermally evaporated onto the substrate to form the top gate. The electrical performance of FET arrays is measured under vacuum using an Agilent 4156C semiconductor parameter analyzer.


## Results and Discussion

The polymer, PMMA, is critical for the formation of C8-BTBT crystals, providing a high molecular mobility to facilitate the rearrangement of C8-BTBT molecules over a large distance on the substrate [11]. Figures 1(b) and (c) present the OSC transistor arrays after the deposition of top gate and the schematic of the dual-gate structure, respectively. Figure 2(a) shows a typical individual BG/TC transistor on the substrate based on C8-BTBT OSCs. The organic crystals are well confined in the patterned region after the solvent vapor annealing. And the crystals exhibit strong birefringence under the cross-polarized microscope, confirming their crystalline nature (Fig. 2(b)). Moreover, there are only several crystals in the channel regions after the solvent-vapor annealing. Therefore, we calculate the channel width and length from the sizes of each crystal.


Figure 3(a) shows the typical transfer characteristics of the BG/TC transistors based on the C8-BTBT single crystals as shown in Fig. 2(a). The figures show negligible hysteresis. The field-effect mobility ( $\mu_{\text{FET}}$ ) in the saturated region is calculated using the equation:

$$I_D = \mu_{\text{FET}} C_i (W/2L)(V_G - V_T)^2, \quad (1)$$

where  $W$  and  $L$  are the width and length of the crystal, respectively, and  $C_i$  is the capacitance per unit area of the gate dielectrics,  $V_T$  is the threshold voltage. The  $C_i$  is  $1.5 \times 10^{-8}$  F/cm<sup>2</sup>



**Figure 2.** (a) shows the typical individual device on the substrate before the deposition of top dielectric. (b) shows strong birefringence of the crystals in the green square in (a) under the cross-polarized microscope, confirming their crystalline nature.



**Figure 3.** Typical transfer curves of (a) bottom-gate/top-contact and (b) top-gate/top-contact devices based on the crystal as shown in Figs. 2(a) and 2(b).

with the consideration of double-layered gate dielectrics of PMMA/SiO<sub>2</sub>. The on/off ratio exhibited in the transfer curve is greater than 10<sup>7</sup>, and the threshold voltage ( $V_T$ ) and subthreshold swing ( $S$ ) are  $-0.6$  V and  $0.7$  V/dec, respectively. Taking the slope of the curvature,  $\mu_{FET}$  is estimated as high as  $3.5$  cm<sup>2</sup>/Vs.

Although the devices show promising electrical performance, we observe variation in  $\mu_{FET}$  ranging from  $0.4$  to  $3.5$  cm<sup>2</sup>/Vs. The average value of  $\mu_{FET}$  ( $\mu_{ave}$ ) is calculated out of seven devices to be  $1.5$  cm<sup>2</sup>/Vs. with a standard deviation ( $\sigma$ ) of  $0.9$  cm<sup>2</sup>/Vs. Such variation is frequently caused by the contact effect at the metal/semiconductor interfaces [6,12], which has also been discussed in our previous work [8].

Based on the notion that the contact resistance can be influenced by the crystal thickness, it is expected that the TG/TC devices can give better electrical performance and smaller variation. Figure 3(b) shows the transfer characteristics of the top-gate device based on the same C8-BTBT crystals as shown in Fig. 2(a). Different device behavior is observed, exhibiting that  $V_T$  is shifted to a positive value of  $6.3$  V. And the calculated  $\mu_{FET}$  reaches to  $7.4$  cm<sup>2</sup>/Vs, which is higher than that in the BG/TC structure. Besides, all the measured seven samples have higher  $\mu_{FET}$  in the TG/TC structure than that obtained from BG/TC devices. The calculated  $\mu_{ave}$  of the TG/TC devices is as high as  $5.0$  cm<sup>2</sup>/Vs. with a standard deviation ( $\sigma$ ) of  $2.3$  cm<sup>2</sup>/Vs. Thus, the values of  $\sigma/\mu_{ave}$  are  $0.60$  and  $0.46$  for the BG/TC and TG/TC devices, respectively. The higher device performance and smaller variation in the TG/TC transistor arrays can be due to that the conducting channel is close to the interface of crystals and top dielectric, resulting in less dependence of the performance on the access resistance.

## Conclusion

In conclusion, we fabricated organic single-crystal transistor arrays by applying surface selectively deposition. C8-BTBT single-crystals are formed via solvent-vapor annealing. The transistor arrays with the BG/TC structure exhibit  $\mu_{FET}$  up to  $3.5$  cm<sup>2</sup>/Vs. However, variation in  $\mu_{FET}$  is also observed, which is caused by the contact resistance. Furthermore, the TG/TC transistor arrays show higher device performance and smaller variation. And the highest  $\mu_{FET}$  obtained is  $7.4$  cm<sup>2</sup>/Vs. Although the highest value of mobility in the current

work is lower than the best in our previous work [11], the comparison of device performance based on the same crystals from the TG/TC and BG/TC structures is presented, indicating the dependence of electrical performance on device structure.

## Acknowledgement

This study is supported partially by the Grand-In-Aid for Scientific Research (No. 218505) from the Ministry of Education, Culture, Sport, Science and Technology of Japan.

## References

- [1] Sundar, V. C., Zaumseil, J., Podzorov, V., Menard, E., Willett, R. L., Someya, T., Gershenson, M. E., & Rogers, J. A. (2004). *Science*, 303, 1644.
- [2] Jurchescu, O. D., Popinciuc, M., van Wees, B. J., & Palstra, T. T. M. (2007). *Adv. Mater.*, 19, 688.
- [3] Hasegawa, T., & Takeya, J. (2009). *Sci. Technol. Adv. Mater.*, 10, 024314.
- [4] Hallam, T., Lee, M. J., Zhao, N., Nandhakumar, I., Kemerink, M., Heeney, M., McCulloch, I., & Sirringhaus, H. (2009). *Phys. Rev. Lett.*, 103, 256803.
- [5] Liu, S. H., Wang, W. M., Briseno, A. L., Mannsfeld, S. C. B., & Bao, Z. N. (2009). *Adv. Mater.*, 21, 1217.
- [6] Briseno, A. L., Roberts, M., Ling, M. M., Moon, H., Nemanick, E. J., & Bao, Z. N. (2006). *J. Am. Chem. Soc.*, 128, 3880.
- [7] Mannsfeld, S. C. B., Sharei, A., Liu, S. H., Roberts, M. E., & Bao, Z. N. (2008). *Adv. Mater.*, 20, 4044.
- [8] Li, Y., Liu, C., Kumatani, A., Darmawan, P., Minari, T., & Tsukagoshi, K. (2011). *AIP Adv.*, 1, 022149.
- [9] Minari, T., Kano, M., Miyadera, T., Wang, S. D., Aoyagi, Y., & Tsukagoshi, K. (2009). *Appl. Phys. Lett.*, 94, 093307.
- [10] Minari, T., Kano, M., Miyadera, T., Wang, S. D., Aoyagi, Y., Seto, M., Nemoto, T., Isoda, S., & Tsukagoshi, K. (2008). *Appl. Phys. Lett.*, 92, 173301.
- [11] Liu, C., Minari, T., Lu, X. B., Kumatani, A., Takimiya, K., & Tsukagoshi, K. (2011). *Adv. Mater.*, 23, 523.
- [12] Sirringhaus, H. (2009). *Adv. Mater.*, 21, 2859.